Abstract-Negative Bias Temperature Instability (NBTI) is a serious reliability issue for pMOS transistors. Normally, degradation due to NBTI is modeled based on test structure data or ring oscillators embedded within product die. In this paper, we present a new method to determine the NBTI model parameters through I/O circuit measurements. We determine a relationship between and signature signal degradation and fit a model to the simulation results. The signature signal involves the calculation of the degradation in the voltage signature, measured as delay and amplitude shifts. Given an estimate of , we find NBTI model parameters. Then, using the NBTI parameters at test conditions, we scale to use conditions and calculate lifetime. The methodology enables the extraction of NBTI model parameters for individual chips, not just for the manufacturing process, and hence it becomes possible to identify chips that are more vulnerable to NBTI.
I. INTRODUCTION
As MOSFET dimensions are scaled, reliability concerns, due to the higher operating temperature and electric field, must be addressed. Especially, when a negative bias is applied to the gates of pMOSs in digital integrated circuits, the higher temperature and electric field in scaled integrated circuits accelerate the degradation of critical transistor parameters, such as threshold voltage and mobility. This is known as Negative Bias Temperature Instability (NBTI) [1] .
The current understanding of the cause of NBTI is the creation of defects in the gate dielectric. During the last decade, the literature on NBTI in pMOS devices has been based on the reaction-diffusion (R-D) model [2] , [3] . The R-D model explains the BTI phenomenon as the breaking and rebonding of hydrogen-silicon bonds at the silicon-gate dielectric interface [4] . However, although the R-D model explains the threshold voltage shifts produced by bias and temperature stress, it could not explain the speed of recovery and the impact of the applied gate bias [5] - [9] . Therefore, recently, the charge trapping and detrapping (T-D) model is being considered as a more likely explanation of the NBTI mechanism [5] , [6] .
Based on an understanding of the shift in threshold voltage, device-level models can be used to derive gate-level simulation models. This enables simulation studies of system lifetime [10] - [13] . System-level prediction of lifetime enables the optimization of timing guardbands or circuit adaptation based on a prediction of the increase in delay as a function of time, temperature, and usage. This can be done with look-up tables of frequency and voltage pairs as a function of time under operation [14] . This approach assumes that the NBTI model is known, and hence errors result if failure rate parameters or operation history is not estimated correctly.
Alternatively, ring oscillators [15] or replica critical paths [16] , [17] can be used to measure degradation. However, if there are a large number of critical paths, as is typical in circuits, then implementing a large set of critical paths entails a high overhead. Moreover, the ring oscillators or the replica critical paths do not share the same ambient environment because of the difference in their on-die location and the critical paths within a datapath can change as a result of degradation [18] . Hence, this approach may not produce an accurate prediction of the aging rate of the true critical paths.
An alternative, involving direct monitoring of critical paths [19] , [20] , entails some area overhead and the correct selection of the vulnerable critical paths. Another approach involving direct monitoring of aging, involves the use of specially designed latches that detect delay errors, at the expense of significant power overhead per latch [21] , [22] .
In this paper, we propose an alternative method to monitor aging and extract NBTI model parameters through the monitoring of I/O data. Specifically, as mentioned in [23] , shifts in threshold voltage due to NBTI translate into shifts in current, which should be visible by monitoring the signature on the ground terminal during operation.
In our approach we construct a mathematical model of the relationship between the threshold voltage shift and measurable system-level parameters at circuit I/Os. In an actual circuit, data are measured at the I/Os, from which the threshold voltage shift is extracted to determine the NBTI model parameters. Fig. 1 shows the full process of how we can get the NBTI model for a circuit using measurements data at the I/Os and how we can use this model to estimate lifetime.
We summarize, in Section II, the T-D model of the average and standard deviation of the threshold voltage shift. In Section III, the system level chip simulation results are generated by FastSpice. In order to see the degradation effect, we applied the and , extracted in Section II to each stressed pMOS to determine the degradation of the signature signal. This signature signal is analyzed to extract the amplitude and delay shift. We check the relationship between the threshold voltage shift and amplitude and delay shifts for different circuits and input patterns. Then, we determine the accuracy of our model. Section IV presents the experimental results for extracting the shift for a chip and estimate the lifetime based on the extracted model parameters. This paper concludes with a summary in Section V. 
II. CHARGE TRAPPING AND DETRAAPING BTI MODEL IN DEVICE LEVEL
Random Telegraph Noise (RTN), that is, charge trapping and detrapping of oxide defects, has been observed in submicron FETs. Defects, which are located in the oxide layer in pFETs, capture and emit charges [24] . If a defect captures a charge carrier in the oxide (SiO 2 ), unexpected current noise occurs, and the charged defects affect the mobility and scattering in the device [24] , [25] .
For a device under constant bias, because charge trapping depends on the Fermi level only [25] , the current remains constant on average and does not change with time. In digital IC applications, the gate voltage (bias) and the Fermi Level change abruptly because of the digital input signals. This increases the probability of trapping, and the number of captured charges increases over time. Therefore, the gradually increasing number of occupied traps changes the channel conductivity, which is a source of bias temperature instability.
In the T-D model, the number of defects which trap charge has a functional relationship with bias voltage, temperature (T), and time (t). These defects lead to an average and standard deviation of threshold voltage degradation. First, the number of defects undergoing capture and reemission is modeled with the Poisson distribution with time constants corresponding to emission and capture [26] . The time constants are random variables that depend on temperature, bias point and the trapping speed of defects [10] . The time constants are uniformly distributed on the log scale and the distribution is linked to the Fermi energy level and temperature [27] .
The number of defects, , for a specific device is distributed according to a Poisson distribution [28] . The number of defects is integrated over the time constants to give [29] :
where A and B are constants and , is a function that depends on the trap energy density distribution in the bandgap. Note that equation (1) applies to both the stress and recovery phases, and the Fermi level models the impact of the applied voltage.
The fluctuation in average threshold voltage is determined by multiplying equation (1) by , the shift in threshold voltage due to a single trap [30] , to get .
(3) Therefore, using equation (3), we obtain the theoretical average and standard deviation of the shift in threshold voltage for each pMOS device in our system. Note that the relative variation in the number of defects, ⁄ decreases as a function of time, as does the relative variation in the threshold voltage. This is consistent with experimental observations of delay variations in circuits [31] .
Digital circuit operation has stress and recovery periods. The fraction of time under stress is called the duty cycle, . Instead of modeling the shift in threshold voltage for each stress and recovery period separately, it is best to determine an effective Fermi level, as a function of duty cycle [28] :
The effective Fermi level is used to determine the evolution of the threshold voltage degradation. This is illustrated in Fig. 2 , using the U-shaped trap density distribution function for , [24] , [29] . 
(2) [32] . In this work, we assume that all individual nFETs and pFETs in a circuit have initial threshold voltages, and , respectively, whose value comes from a Normal distribution with a standard deviation of ⁄ , where M is a fitting coefficient which is set such that small devices have a standard deviation of 10%, and W and L are the device width and length, respectively.
III. NBTI AFFECTED SIGNATURE SIGNAL ANALYSIS AND MATHEMATICAL MODELING
In addition to the random variation in the initial threshold voltage values, NBTI causes to mean and standard deviation of the threshold voltages of pFETs to increase. The amount of the increase was modeled in the previous section, where we found the relationship between time and , and . Based on these values and an initial Gaussian distribution, we obtain the threshold voltage distribution for each pFET to generate the virtual NBTI effect.
Several case studies involving different chips and test benches have been considered: a Microprocessor, a Floating Point Unit (FPU), and a Finite Impulse Response (FIR) filter. The Microprocessor is a RISC processor with an external memory. It has around 1.4 million pFETs. The FPU and FIR filter have 20k and 8k pFETs, respectively. We simulate each of these systems with SPICE to obtain the I/O voltage signature. The test benches determine the stress of each transistor. Hence, variation among the test benches provides an indication of variation due to use conditions. For example, for the FPU, the shift is largest for the subtract function and the least for the divide function.
In this work, we consider the ground voltage signature. Fig. 3 shows the ground voltage signature as a function of the threshold voltage shift. It can easily be seen that the delay increases and the amplitude decreases as the threshold voltage increases. If the power distribution network were designed to mitigate ground bounce with decoupling capacitors, then the power supply current could be monitored as an alternative. 
A. Method of Data Extraction & Modeling
Given a ground voltage signature, our method extracts the shift in delay and the shift in amplitude as a function of time. This involves three steps, as illustrated in Fig. 4 . First, we generate a set of degraded threshold voltages for each pFET, taking into account the time under stress and recovery, random variation in the initial threshold voltage, and random variation in the degradation rate. Second, the signature is computed for an input pattern. Each maximum and minimum point in the signature is determined and associated with an amplitude and time point, shown in Fig. 4(b) . Each signature has several maxima and minima, where the number of maxima and minima depends on the applied input pattern. Hence, several amplitude and time point pairs are computed for each signature signal.
Third, we calculate the difference between the amplitude and time point pairs for the original signal and the degraded signal to form a matrix, shown in Fig. 4(c) . Each column in the matrix corresponds to a maximum or minimum peak. Each row corresponds to a different point in time (number of years in operation). The average amplitude and delay degradation as a function of time in operation is then computed to form the vectors and corresponding to amplitude and delay degradation, respectively. Fig. 5(a) shows an example signature. The extracted values for the shift in amplitude and delay for various time points are shown in Fig. 5(b) . From Fig. 5(b) , it can be seen that if the circuit has a larger number of pFETs, then the shift in amplitude and delay is larger for the same shift in threshold voltage, because more affected pFETs determine the voltage signature. Therefore, the observable shift in ground voltage depends on the number of pFETs. The various data on delay and amplitude degradation from these case studies are presented in Fig. 5(b) . The larger circuits also show more dispersion in the shift in amplitude and delay for a fixed shift in threshold voltage.
Based on Fig. 5(a) , we can recognize that the signature signal degradation and threshold voltage shift have a relationship, and it can be described with an equation: Fig. 6(a) compares the average shift in t with the threshold voltage computed from the using our model. Fig. 6(b) presents the mode , the coefficient of determination. It is CACHE and FTI test benches exercise fewer p to the other arithmetic test sets. Therefore, it smaller number of MOSFETs are stressed, th accurate. On the other hand, the amount of the is smaller, which impacts our ability to d parameters experimentally.
B. Validation of the Methodology
We now check if our methodology can NBTI model parameters in equation (1). In assume process-level values are given for coef in (1). Each device is assigned a random voltage. The NBTI degradation models are device, and the signature is simulated. From t shift in amplitude and delay is computed, and in threshold voltage is estimated. From the s voltage as a function of time, we estimate A an 
IV. EXPERIMENTA
Our methodology has been parameters for a microprocessor test one of the simulated circuits. In thi gate lengths ranged from 90nm to width of 5μm was used. The nom 0.4V at 25C•. We considered supp and 1.8V, and temperatures of 40 120 . Our purpose is to show th delay are measureable, and hence shift in threshold voltage. 
A. Data Collection & Derivation of Threshold Voltage
During input voltage and temperature stress intervals, we monitored the ground voltage signature. The NBTI-induced ground voltage signature signal was recorded by an oscilloscope, and ∆Delay and ∆Amplitude were computed. In Fig. 7(a) , we capture the voltage signature signal degradation as a function of time for different input voltages and temperatures. The extracted degradation data is shown in Fig.   Fig. 9 . Lifetime estimation for the microprocessor as a function of operating frequency and test bench with two sigma confidence bounds. (5), the extracted threshold voltage drift data are shown in Fig. 8 . These degradation results are similar to data in the literature [28] , [33] , [34] .
7(b). Using equation
We have used a sampling oscilloscope, and have used the "average" function and "bandpass filter" functions to filter out the noise and jitter. These functions use 512 samples of the same time point to generate a stable ground signal. The sampling is every 0.2 picosecond, which is sufficient to seen the delay degradation. The resulting signal is then processed for amplitude and peak detection.
B. Performance Degradation Analysis
In order to further study the NBTI impact on the microprocessor, we have extracted the critical paths through static timing analysis (STA). A detailed explanation of the methodology is given in [35] .
The models we have developed are for test conditions. These are scaled to use conditions by adjusting , . The lifetime is the time until the system suffers from timing violations. This is a function of frequency, since higher operating frequencies have lower timing margins. Fig. 9 shows the estimated lifetime of the microprocessor, together with 2 confidence bounds. It can be seen that the lifetime for each of the test benches is almost identical. V. CONCLUSION This paper presents system-level NBTI modeling using simulation to extract an average threshold voltage shift and NBTI parameters using the ground signature signal. The method involves measuring shifts in amplitude and delay as a function of time. The ability to measure shifts in the ground signal has been demonstrated experimentally.
This approach enables the estimation of system reliability under BTI degradation on a chip-by-chip basis. It determines an average threshold voltage shift, from which wearout distribution parameters are estimated. This shift depends on actual usage. The model can then be used to forecast lifetime based on similar usage.
Future work will explore extensions that involve estimation of PBTI in nMOS devices in technologies beyond 90nm.
